



Enabling Deeper Quantum Compiler Optimization at High Level

Yufei Ding, Gushu Li, Anbang Wu, Yuan Xie

07/11/2022



The Quantum Revolution



The Quantum Revolution



Quantum Computing System Stacks



Quantum Computing System Stacks



Quantum Computing System Stacks

Application Language Compiler **Architecture** Device **Technology Stacks**

ENIAC, the first electronic general purpose digital computer, 1945



Hardware vs Software

• IBM benchmarking results



• Quantum software – quantum circuit



• Quantum software – program state



State vector:

1-qubit,
$$|\psi\rangle = a_0|0\rangle + a_1|1\rangle$$
, $[a_0, a_1]$

3-qubit,
$$|\psi\rangle = a_{000}|000\rangle + a_{001}|001\rangle + \dots + a_{111}|111\rangle$$

[a_{000}, \dots, a_{111}]

n-qubit, state vector $[a_0, ..., a_{2^n-1}]$ of size 2ⁿ



Quantum software – program semantics

Gate matrices:



1-qubit,
$$H = \frac{1}{\sqrt{2}} \begin{bmatrix} 1 & -1 \\ 1 & -1 \end{bmatrix}$$

2-qubit, $CNOT = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 \end{bmatrix}$

n-qubit, matrices of size 2ⁿ by 2ⁿ



• Quantum software – program semantics

Gate matrices:



• Quantum hardware – the superconducting architecture



• Quantum hardware – the superconducting architecture





CNOT gates only allowed on the connected edges



Coupling graph – limited qubit connection

IBM's 5-qubit superconducting quantum chip

Mismatch

When we write a quantum program, we may not know the underlying architecture





Some gates may not be executable

Ideal device – complete graph

Coupling graph – limited qubit connection



Qubit Mapping

• An Example



Boutnee 61/4000 SIOTs are exet cutable



Qubit Mapping

• An Example



Quantum Compiler Optimization

- Find some circuit identities
- Select the best one according to some metrics (e.g., # gate, # depth) and constraints (e.g., sparse connection on hardware)



Challenge

• How can we find large-scale quantum circuit identities efficiently?



- Calculate their matrix representations and check the equivalence?
 * Scalability issue: Matrix size of 2ⁿ x 2ⁿ and/or huge combinatorial search space.
- Limit our compiler optimization scope: peephole optimization, local swap insertions in qubit mapping, etc.
 Missing large-scope optimizations.



Paulihedral: A Generalized Block-Wise Compiler Optimization Framework for Quantum Simulation Kernels Gushu Li, Anbang Wu, Yunong Shi, Ali Javadi-Abhari, Yufei Ding, Yuan Xie ASPLOS 2022

Opportunities at High-Level

- More abstract compact form? Yes
- Simulation is widely used in quantum algorithm design



Quantum Simulation Kernel

• A widely-used subroutine

 $\exp(iHt)$



High-Level IR: Pauli IR



Basic unit of our IR: a pair of Pauli string **P** and a real number **w**.

Pauli string P is just Kronecker product of 1-qubit Pauli matrices (I, X, Y, Z).

$$I = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \quad X = \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix} \quad Y = \begin{bmatrix} 0 & -i \\ i & 0 \end{bmatrix} \quad Z = \begin{bmatrix} 1 & 0 \\ 0 & -1 \end{bmatrix}$$

A size-n P can concisely express a 2ⁿ x 2ⁿ matrix

- Examples of 4-qubit Pauli string: $X_3Y_2Z_1I_0$, $Z_3Z_2Z_1Z_0$, $X_3Y_2Y_1X_0$
- Active qubits for a Pauli string: qubits with a non-I Pauli matrix.



High-Level IR: Pauli IR

(P, w) denotes a $2^n \times 2^n$ unitary gate exp(iwP).

Example:
$$(ZX...Y, \frac{\pi}{4}) \longrightarrow \exp(i\frac{\pi}{4}ZX...Y) \longrightarrow$$

Pauli IR (kernel) Exponential form

Circuit form

Universal in terms of unitary gates



Compile to Pauli IR

- Great news: It is already there, at least for many quantum algorithm design.
- (e.g., QAOA, VQE, and many other quantum simulation algorithms like UCCSD). $H = \sum_{W \in P_1} w_{V \in P_2}$



QAQA Ansatz on graph Max-Cut





From Pauli IR to Gates

Very flexible compilation/synthesis



It thus could generate many great **circuit identities** with the same **P**, w).

Example: Qubit Mapping

• How can Paulihedral change the mapping/SWAP insertion?



Conventional Compilation

• Find SWAP in gate sequence



CNOT q0, q1 CNOT q1, q2 CNOT q2, q3 SWAP q1, ... CNOT q0, q1 CNOT q1, q2 SWAP q3, ... SWAP q3, ... CNOT q2, q3

$$\exp(iwZ_3Z_2Z_1Z_0)$$





Paulihedral Compilation

Leverage high-level information

$$\exp(iwZ_3Z_2Z_1Z_0)$$

$$\exp(iwZ_3Z_2Z_1Z_0) \longrightarrow C$$

SWAP q2, ... CNOT q0, q3 CNOT q2, q1 CNOT q1, q3



Find a tree embedding, then generate the CNOT tree



More Gate Cancellation

Find global gate cancellation among Pauli strings

• Circuit synthesis for $\exp(iZ_2Z_1I_0) \cdot \exp(iZ_2Z_1Z_0)$





- Naïve synthesis for each separate kernel
 No gate cancellation.
- Common subtree-centric gate synthesis for large-scope gate cancellation.
 CNOTs cancel out with each other.

More active qubits overlapping between nearby Pauli IR kernels \rightarrow more gate

cancellation.

Moreover



[Livio, 2012] symmetry preserving



[Hastings et al. 2015] more gate cancellation



large-scope scheduling

[Gui et al. 2019] error mitigation



[McArdle et al. 2020] parameter sharing

 $(a_2^{\dagger}a_0 - a_0^{\dagger}a_2) = rac{i}{2}(X_2Z_1Y_0 - Y_2Z_1X_0)$ $(a_3^{\dagger}a_1 - a_1^{\dagger}a_3) = \frac{i}{2}(X_3Z_2Y_1 - Y_3Z_2X_1)$ $(a_3^{\dagger}a_2^{\dagger}a_1a_0 - a_0^{\dagger}a_1^{\dagger}a_2a_3) =$ $\frac{i}{8}(X_3Y_2X_1X_0+Y_3X_2X_1X_0+Y_3Y_2Y_1X_0+Y_3Y_2X_1Y_0$ $-X_3X_2Y_1X_0 - X_3X_2X_1Y_0 - Y_3X_2Y_1Y_0 - X_3Y_2Y_1Y_0).$



different backends ON

Please see paper for details

Evaluation

 Benchmarks: molecule/Ising/Heisenberg/random Hamiltonian, UCCSD/QAOA graph ansatz





A Synthesis Framework for Stitching Surface Code with Superconducting Quantum Devices

Anbang Wu, Gushu Li, Hezi Zhang, Gian Giacomo Guerreschi, Yufei Ding, Yuan Xie

ISCA 2022

QEC Program: Surface Code

• Surface code: one of the best QEC in terms of error correction capabilities (up to about 1% error).



Circuits can be perfectly mapped to the hardware (coupling graph) on the left side.

 2-D lattice qubit structure: long-range entanglement to protect the logic qubit from local noises.
 Data qubits (blue): encode the correct subspace for logical operations.

Syndrome qubit (red): ensure data qubits are working collaboratively by checking their X, Z parity.



Mismatch between Surface Code and Sparse Architectures





Surface Code

Some recent study designed new QEC codes tailored for these **sparse** architecture.

Can the "mismatch" be mitigated by compiler optimization?



What is Special about QEC program?



1) **4-degree qubit**: each syndrome qubit (red) measures the **parity** of **4** data qubits (blue).

2) **Fixed data qubit Layout:** moving data qubits would invalidate those high-level logical operations.

3) **Stabilizer measurement scheduling:** zigzag (instead of clockwise) gives maximum parallelism.



Our QEC Compiler

 How to resolve the mismatch problem from a compiler's perspective? If so, to what extent?



Bridge tree to encode a "**logic**" **syndrome qubit,** and use it to replace a 4-dgree node. [L. Lao et. al. PRA2020]

- Three key submodules to resolve the surface code mismatch problem:
 - 1. How are data qubits allocated?
 - 2. How to find "small and local " bridge trees?
 - 3. How to schedule stabilizer measurement circuits?



Our QEC Compiler

• We build the first automated framework for compiling surface code to sparse quantum devices with a modularized design.



Performance of Our QEC Compiler

 The error threshold of the compiled surface code is comparable or even better than IBM's manually designed QEC codes tailored for the sparse architectures.



Our Vision for Future QEC Development

General QEC design and mapping could be formulated as a compiler problem.

Different stabilizer codes, subsystem codes, and their hybrid concatenation, etc.

. . .



A compiler framework to automate the designs of hardware-aware QEC codes + its associated error decoder!!!

. . . .

Q & A

• Thank you!

